 glm94
|
892e34af93
|
Fleshed out and updated all the current instructions' opcodes, arguments and functions.
|
2024-09-03 23:21:14 -05:00 |
|
|
glm94
|
abbe9828e9
|
Updated the way the encoding for the 'mode' byte works.
|
2024-09-01 14:51:25 -05:00 |
|
|
glm94
|
e2e78a88fd
|
Started the section on the supported interrupts just to get a few thoughts down.
|
2024-08-19 19:21:49 -05:00 |
|
|
glm94
|
b31c1fbe76
|
Started on a new figure to explain a new instruction layout, no more fixed length encoding, basically.
|
2024-08-01 23:22:35 -05:00 |
|
|
glm94
|
5c646a4835
|
First opcode table setup.
|
2024-07-19 00:53:29 -05:00 |
|
|
glm94
|
b6b340fd62
|
Updated the figure for instruction encoding, mostly just example code for more proper figures.
|
2024-07-18 00:24:44 -05:00 |
|
|
glm94
|
51c79d74aa
|
Added the start of a second chapter for the ISA itself.
|
2024-07-15 23:57:27 -05:00 |
|
|
glm94
|
70849bb698
|
Added a little more about the registers and tweaked the code for the register bit layout figure.
|
2024-06-16 01:38:41 -05:00 |
|
|
glm94
|
dcdf266cdd
|
Initial commit and setup.
|
2024-05-09 20:31:43 -05:00 |
|