glm94
|
5f437b6869
|
Both the assembler and the disassembler should now support all the instructions I've layed out thus far.
|
2022-08-29 18:51:48 +00:00 |
|
glm94
|
0d3f8a460e
|
Added more instructions for the parser to emit and refactored the code in doing so.
|
2022-08-28 15:37:56 -05:00 |
|
glm94
|
0785f21805
|
Added a disassembler which is still very buggy. Also fixed some bugs with the opcode mask getting function.
|
2022-08-26 21:41:02 +00:00 |
|
glm94
|
eb5e2c506e
|
Got the start of encoding opcodes.
|
2022-08-26 18:27:41 +00:00 |
|
glm94
|
0d060248cb
|
Forgot about the bloody IN instruction...
|
2022-08-25 21:01:35 -05:00 |
|
glm94
|
80bea6f1a8
|
I'm dumb, fixed the CMP opcode overlap..
|
2022-08-25 20:57:33 -05:00 |
|
glm94
|
a96f485da6
|
I believe I have the bit patterns for my opcodes worked out.
|
2022-08-25 20:45:46 -05:00 |
|
glm94
|
88d550f344
|
Added unconditional jump opcode to my comment section.
|
2022-08-25 20:27:25 -05:00 |
|
glm94
|
0e53f9798f
|
Added a distinction between constant numbers and what are effectively memory addresses (i.e. strings and labels).
|
2022-08-25 19:47:16 -05:00 |
|
glm94
|
72525959f6
|
Reworked the tokens to include a broad class to make parameter matching a bit easier, and removed the hexadecimal distinction.
|
2022-05-12 20:26:14 +00:00 |
|
glm94
|
72abf6c4ab
|
Started work on rewriting the Parser.
|
2022-05-10 21:03:09 +00:00 |
|
glm94
|
1fd5c3af57
|
Fixed a bug with the opcode and register types not being set correctly.
|
2022-02-22 21:09:04 -06:00 |
|
glm94
|
19021ff782
|
Modified how registers and opcodes are represented. This commit is a bit buggy but doesn't crash and burn at least. I just wanted the new structs push out before making a bigger mess of things as I try to organize this all.
|
2022-02-17 21:35:57 -06:00 |
|
glm94
|
3d4ab57f05
|
Created the skeleton for the parser.
|
2022-02-07 15:33:58 +00:00 |
|
glm94
|
f88613a160
|
Expanded the tokenizer to recognize some opcodes and registers.
|
2022-01-24 17:09:02 +00:00 |
|